

Fig. 1




Fig.2




Fig.3





Fig.4




$$\frac{5}{27}$$


Fig.6




Fig.8




Fig.9




Fig.11




Fig.12




Fig.13

K1Byte	K2Byte	MEANING
Bit1-4	Bit6-8	
SF-P(LP-S)	100	LP-S(Idle)
SF-P(LP-S)	101	LP-S (STATE EXCEPT FOR Idle)
SF-P(LP-S)	EXCEPT FOR 100,101	SF-P (INTERPRET AS MEANING OF K2 Byte Bit6-8 DEFINED BY GR1230-CORE)

FIG. 14 is a schematic diagram of a network topology.

Fig.14




Fig.15




Fig.16




Fig.17




Fig.18

SWITCH REQUEST		
BIT 1 S BIT 4	BIT	PRIORITY LEVELS
	1111	Lockout of Protection (span) [LP-S] or Signal Fail (protection) [SF-P]
	1110	Forced Switch (span) [FS-S]
	1101	Forced Switch (ring) [FS-R]
	1100	Signal Fail (span) [SF-S]
	1011	Signal Fail (ring) [SF-R]
	1010	Signal Degrade (protection) [SD-P]
	1001	Signal Degrade (span) [SD-S]
	1000	Signal Degrade (ring) [SD-R]
	0111	Manual Switch (span) [MS-S]
	0110	Manual Switch (ring) [MS-R]
	0101	Wait To Restore [WTR]
	0100	Exerciser (span) [EXER-S]
	0011	Exerciser (ring) [EXER-R]
	0010	Reverse Request (span) ^b [RR-S]
	0001	Reverse Request (ring) ^b [RR-R]
	0000	No Request [NR]


Fig.19


SYMBOL	K1Byte		K2Byte		
	Bit(1-4)	Bit(5-8)	Bit(1-4)	Bit(5)	Bit(6-8)
a1	NR	B	A	short	Idle
a2	NR	F	A	short	Idle
a3	SF-P(LP-S)	F	A	long	Idle
a4	SF-P(LP-S)	F	A	short	RDI
a5	LP-S(SF-P)	F	A	long	Idle
a6	LP-S(SF-P)	F	A	short	Idle
a11	LP-S(SF-P)	F	A	long	Idle
a12	LP-S(SF-P)	F	A	short	Idle
a13	SF-P(LP-S)	F	A	long	Idle
a14	SF-P(LP-S)	F	A	short	RDI
a15	SF-R	F	A	long	Br&Sw
a16	SF-P(LP-S)	F	A	short	Br&Sw
a31	SF-R	F	A	long	Idle
a32	SF-P(LP-S)	F	A	short	RDI
a33	SF-R	A	F	long	Br&Sw
a34	SF-P(LP-S)	A	F	short	RDI
a41	SF-R	F	A	long	Idle
a42	SF-P(LP-S)	F	A	short	RDI
a43	SF-R	F	A	long	Br&Sw
a44	SF-P(LP-S)	F	A	short	RDI
a45	LP-S(SF-P)	F	A	long	Idle
a46	LP-S(SF-P)	F	A	short	RDI
b1	NR	C	B	short	Idle
b2	NR	A	B	short	Idle
c1	NR	D	C	short	Idle
c2	NR	B	C	short	Idle
d1	NR	E	D	short	Idle
d2	NR	C	D	short	Idle

Fig.20

SYMBOL	K1Byte		K2Byte		
	Bit(1-4)	Bit(5-8)	Bit(1-4)	Bit(5)	Bit(6-8)
e1	NR	F	E	short	Idle
e2	NR	D	E	short	Idle
f1	NR	A	F	short	Idle
f2	NR	E	F	short	Idle
f3	RR-S	A	F	short	Idle
f4	LP-S(SF-P)	A	F	long	Idle
f11	RR-S	A	F	short	Idle
f12	SF-P(LP-S)	A	F	long	Idle
f13	SF-R	A	F	short	RDI
f14	SF-R	A	F	long	Idle
f15	SF-R	A	F	short	RDI
f16	SF-R	A	F	long	Br&Sw
f31	SF-R	A	F	short	RDI
f32	SF-R	A	F	long	Br&Sw
f41	SF-R	A	F	short	RDI
f42	SF-R	A	F	long	Br&Sw
f43	SF-R	A	F	short	RDI
f44	SF-R	A	F	long	Idle
f51	EXER-R	A	F	short	RDI
f52	EXER-R	A	F	long	Idle

Fig.22








Fig.27